VLSI Architectures for Iterative Channel Decoders