New approaches and methods for MOS device characterization and design with gate lengths to 100 nm